Neuromorphic Edge Silicon: Processing Spiking Neural Networks (SNNs) on Sub-Milliwatt Hardware
Edge AI system design is constrained by the energy cost of data movement. Traditional microcontrollers (MCUs) with vector extensions, micro-NPUs, and conventional Digital Signal Processors (DSPs) rely on the von Neumann architecture. They process continuous data streams — from micro-electromechanical systems (MEMS) accelerometers, acoustic microphones, or image sensors — by repeatedly sampling signals at fixed clock intervals, buffering frame tensors in SRAM or DRAM, and performing dense Multiply-Accumulate (MAC) matrix operations across hundreds of thousands of weight parameters. Even on modern 22nm Ultra-Low Power (ULP) or Fully-Depleted Silicon-On-Insulator (FD-SOI) processes, running a dense Convolutional Neural Network (CNN) or continuous Recurrent Neural Network (RNN) consumes anywhere from tens to hundreds of milliwatts (10 mW— 500mW). For battery-powered edge devices, energy-harvesting IoT nodes, implantable medical electronics, and always-on smart sensors, a multi-milliwatt power profile is unsustainable. A standard 220mAh CR2032 coin cell battery drained continuously at 20mW will deplete in under two days.
Read More >>
